IDT5V49EE904NLGI8【PDF 28/29 页】IC PLL CLK GEN 200MHZ 32VFQFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录2000

24页 25页 26页 27页 [28页]29页

IDT5V49EE904

EEPROM PROGRAMMABLE CLOCK GENERATOR

CLOCK SYNTHESIZER

IDT EEPROM PROGRAMMABLE CLOCK GENERATOR

IDT5V49EE904

REV P 092412

SS_OFFSET[5:0]

These bits are used to program the fractional offset with

respect to the nominal M integer value. For center spread,

the SS_OFFSET is set to '0' so that the spread spectrum

waveform is centered about the nominal M (Mnom) value.

For down spread, the SS_OFFSET > '0' such the spread

spectrum waveform is centered about the (Mideal -1

+SS_Offset) value. The downspread percentage can be

thought of in terms of center spread. For example, a

downspread of -1% can also be considered as a center

spread of ±0.5% but with Mnom shifted down by one and

offset. The SS_OFFSET has integer values ranging from 0

to 63.

SD[3:0]

These bits are used to shape the profile of the spread

spectrum waveform. These are delta-encoded samples of

the waveform. There are twelve sets of SD samples. The

NSSC bits determine how many of these samples are used

for the waveform. The sum of these delta-encoded samples

(sigma delta- encoded samples) determine the amount of

spread and should not exceed (63 - SS_OFFSET). The

maximum spread is inversely proportional to the nominal M

integer value.

DITH

This bit is used for dithering the sigma-delta-encoded

samples. This will randomize the least-significant bit of the

input to the spread spectrum modulator. Set the

bit to '1' to

enable dithering.

This bit will double the total value of the

sigma-delta-encoded-samples which will increase the

amplitude of the spread spectrum waveform by a factor of

two. When X2 is '0', the amplitude remains nominal but if set

to '1', the amplitude is increased by x2. The following

equations govern how the spread spectrum is set:

TSSC = TSSC[3:0] + 2 (Eq. 2)

NSSC = NSSC[2:0] * 2 (Eq. 3)

SD[3:0]K = SJ+1(unencoded) - SJ(unencoded) (Eq. 4)

where SJ is the unencoded sample out of a possible 12 and

SDK is the delta-encoded sample out of a possible 12.

Amplitude = ((2*N[11:0] + A[3:0] + 1) * Spread% / 100) /2

(Eq. 5)

if 1 < Amplitude < 2, then set X2 bit to '1'.

Modulation frequency:

FPFD = FIN / D (Eq. 6)

FVCO = FPFD * MNOM (Eq. 7)

FSSC = FPFD / (4 * Nssc * Tssc) (Eq. 8)

Spread:

ΣΔ = SD0 + SD1 + SD2 + …+ SD11

the number of samples used depends on the NSSC value

ΣΔ< 63 - SS_OFFSET

±Spread% =

(

ΣΔ * 100)/(64 * (2*N[11:0] + A[3:0] + 1) (Eq. 9)

±Max Spread% / 100 = 1 / MNOM or 2 / MNOM (X2=1)

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

我的联系方式

相关代理商/技术参数

IDT5V50009DCG 功能描述:IC PC CLOCK 8-SOIC RoHS:是类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器系列:- 标准包装:39 系列:- 类型:* PLL:带旁路输入:时钟输出:时钟电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是频率 - 最大:170MHz 除法器/乘法器:无/无电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*

IDT5V50009DCG8 功能描述:IC PC CLOCK 8-SOIC RoHS:是类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器系列:- 标准包装:39 系列:- 类型:* PLL:带旁路输入:时钟输出:时钟电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是频率 - 最大:170MHz 除法器/乘法器:无/无电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:*

IDT5V50013DCG 功能描述:IC CLK GENERATOR LOW EMI 8-SOIC RoHS:是类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无频率 - 最大:240MHz 除法器/乘法器:是/无电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7）包装:带卷 (TR)

IDT5V50013DCG8 功能描述:IC CLK GENERATOR LOW EMI 8-SOIC RoHS:是类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无频率 - 最大:240MHz 除法器/乘法器:是/无电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7）包装:带卷 (TR)

IDT5V50015DCG 功能描述:IC CLK GENERATOR LOW EMI 8SOIC RoHS:是类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无频率 - 最大:240MHz 除法器/乘法器:是/无电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7）包装:带卷 (TR)

IDT5V50015DCG8 制造商:Integrated Device Technology Inc 功能描述:IC CLK GENERATOR LOW EMI 8SOIC

IDT5V50015PGG 功能描述:IC CLK GENERATOR LOW EMI 8TSSOP RoHS:是类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无频率 - 最大:240MHz 除法器/乘法器:是/无电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7）包装:带卷 (TR)

IDT5V50015PGG8 制造商:Integrated Device Technology Inc 功能描述:IC CLK GENERATOR LOW EMI 8TSSOP

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式